Username:
Password:
Save Password
Forgot your Password?

 All Forums
 Help For Easy-PC Users
 PCB Layout
 Solid Vias in heatsink pad
Author Previous Topic Topic Next Topic  

AndyB

United Kingdom
208 Posts

Posted - 23 Aug 2010 :  17:31:06  Show Profile  Reply with Quote
Novice question....

I would like to lay solid vias joining a top pad with a bottom pad to produce a heatsink.
This is a pretty common requirement for LEDs now.
Do I ask the pcb manufacturer to make them solid or does Easypc have the facility?
Also joining pads like this throws errors galore.
How do I lose these errors . I have just ignored them in the drc.

Iain Wilkie

United Kingdom
1015 Posts

Posted - 23 Aug 2010 :  19:57:55  Show Profile  Visit Iain Wilkie's Homepage  Reply with Quote
I think you would need to talk to your manufacturer.

Make sure all your pads are connected to the same net and your DRC errors should disappear

Iain
Go to Top of Page

AndyB

United Kingdom
208 Posts

Posted - 23 Aug 2010 :  20:20:32  Show Profile  Reply with Quote
Thanks Iain.
How would I tackle the vias that join the pads together?
I need to add a large amount. At the moment I have pad to pad errors due to the distance.
Go to Top of Page

Iain Wilkie

United Kingdom
1015 Posts

Posted - 23 Aug 2010 :  22:44:59  Show Profile  Visit Iain Wilkie's Homepage  Reply with Quote
Ensure all pads are on the same net and your pad to pad errors should disappear.

Sometimes I use a large square top copper SM pad to mount a TO220 tab onto, the hole is a through hole inside the SM pad. Simply making both on the same net removes any DRC. Also on thermal pads with multiple vias to transmit the heat through the board, again tie them all to the same net and you should have no errors.

iain
Go to Top of Page

davep

United Kingdom
101 Posts

Posted - 25 Aug 2010 :  12:57:55  Show Profile  Reply with Quote
I use a special 'via' which is a single pin part with a small enough hole to always fill up with solder and pad sizes that are small enough to not cause errors if close together.
These are shown on the circuit diagram as 'thermal vias' and linked to the required nets.
A copper pour area is then used for the 'heatsink' on the appropriate layers (usually all).
Go to Top of Page

AndyB

United Kingdom
208 Posts

Posted - 25 Aug 2010 :  20:09:14  Show Profile  Reply with Quote
Thanks all.


Go to Top of Page
  Previous Topic Topic Next Topic  
Jump To: